

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/663,551	09/16/2003	William J. Borland	EL0496 US NA	2580
23906	7590 11/16/2006		EXAMINER	
E I DU PONT DE NEMOURS AND COMPANY			NORRIS, JEREMY C	
LEGAL PATENT RECORDS CENTER BARLEY MILL PLAZA 25/1128		ART UNIT	PAPER NUMBER	
4417 LANCASTER PIKE WILMINGTON, DE 19805			2841	
			DATE MAILED: 11/16/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	10/663,551	BORLAND ET AL.			
Office Action Summary	Examiner	Art Unit			
	Jeremy C. Norris	2841			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tirr vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONEI	N. lely filed the mailing date of this communication. D. (35 U.S.C. § 133).			
	wayst 2006				
	Responsive to communication(s) filed on <u>31 August 2006</u> . This action is FINAL . 2b) This action is non-final.				
, <u> </u>	Since this application is in condition for allowance except for formal matters, prosecution as to the ments is				
closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims					
4)⊠ Claim(s) <u>1-23</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdray 5)□ Claim(s) is/are allowed. 6)⊠ Claim(s) <u>1-23</u> is/are rejected. 7)□ Claim(s) is/are objected to. 8)□ Claim(s) are subject to restriction and/or	vn from consideration.				
Application Papers					
 9) The specification is objected to by the Examine 10) The drawing(s) filed on 16 September 2003 is/a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Examine 	are: a)⊠ accepted or b)⊡ object drawing(s) be held in abeyance. See ion is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: Certified copies of the priority documents have been received. Certified copies of the priority documents have been received in Application No Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F	ate			
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	6) Other:	atent Application			

Art Unit: 2841

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 2, 4-12, and 14-23 are rejected under 35 U.S.C. 102(b) as being anticipated by US 5,144,526 (Vu).

Vu discloses, referring to figure 1, a printed wiring board comprising a first circuit conductor (9) extending through at least a part of the printed wiring board, a second circuit conductor (9) extending through at least a part of the printed wiring board, and a plurality of stacked innerlayer panels, wherein at least one of the innerlayer panels comprises at least one capacitor (see col. 2, lines 10-15), comprising a first electrode (3) having a width (electrode 3 is shown as having a width corresponding to the entire width of the pictured portion, figure 1) formed from a foil and having a first electrode termination (connection point of electrode 3 and via 9, col. 2, lines 15-20) coupled to the first circuit conductor wherein the first electrode termination is within the footprint of the first electrode, at least one dielectric layer comprising a high dielectric constant material (5) disposed over the first electrode including an aperture formed therethrough, and a second electrode (3) having a width (electrode 3 is shown as having a width corresponding to the entire width of the pictured portion, figure 1) formed over the first dielectric layer and having a second electrode termination (connection point of electrode

Art Unit: 2841

3 and via 9, col. 2, lines 15-20) coupled to the second circuit conductor, wherein the second electrode termination is spaced a selected distance from the first electrode termination to reduce separation between terminations the distance equal to the sum of the radii of the apertures of the circuit conductors plus an additional increment, the increment selected to maintain a minimum amount of dielectric between the apertures of the circuit conductors such that a suitable margin of error for registration inherent in screen printing is provided (the spacing as displayed in figure 1, see also col. 2, lines 15-30 and 40-55) [claim 1], wherein the first circuit conductor extends through the dielectric layer [claim 2], wherein the capacitor of the at least one innerlayer panel is laminated to a laminate material (7) disposed over the capacitor, wherein the first circuit conductor extends through the laminate material (see figure 2) [claim 4], wherein the second circuit conductor extends through the laminate material (see figure 2) [claim 5]

Similarly, Vu discloses, referring to figure 2, a printed wiring board comprising a first circuit conductor (15) extending through at least a part of the printed wiring board, a second circuit conductor (15) extending through at least a part of the printed wiring board, and a plurality of stacked innerlayer panels, wherein at least one of the innerlayer panels comprises at least one capacitor (see col. 2, lines 10-15), comprising a first electrode (13) having a width (electrode 3 is shown as having a width corresponding to the entire width of the pictured portion, figure 2) formed from a foil and having a first electrode termination coupled to the first circuit conductor wherein the first electrode termination is within the footprint of the first electrode, at least one dielectric layer comprising a high dielectric constant material (17) disposed over the first electrode

Art Unit: 2841

including an aperture formed therethrough, and a second electrode (13) having a width (electrode 13 is shown as having a width corresponding to the entire width of the pictured portion, figure 2) formed over the first dielectric layer and having a second electrode termination coupled to the second circuit conductor, wherein the second electrode termination is spaced a selected distance from the first electrode termination to reduce separation between terminations the distance equal to the sum of the radii of the apertures of the circuit conductors plus an additional increment, the increment selected to maintain a minimum amount of dielectric between the apertures of the circuit conductors such that a suitable margin of error for registration inherent in screen printing is provided (the spacing as displayed in figure 2, see also col. 2, lines 15-30 and 40-55) [claim 1], the capacitor further comprising a third electrode spaced from the second electrode by a two-layer dielectric (17, 19) and electrically connected to the first electrode [claim 6], wherein the first electrode has a first component side that contacts the dielectric layer and a second side opposite to the first component side wherein the first circuit conductor extends from the second side of the first electrode [claim 7], wherein the termination of the second electrode is within the footprint of the second electrode [claim 8], further comprising a laminate material (7) disposed over the second side of the first electrode, wherein the first circuit conductor extends through the laminate material and the second circuit conductor extends through the laminate material [claim 9], the capacitor further comprising a third electrode spaced from the second electrode by a two-layer dielectric (17, 19) electrically connected to the first electrode [claim 10].

Application/Control Number: 10/663,551 Page 5

Art Unit: 2841

Additionally, Vu discloses, referring to figure 1, a method of making a printed writing board comprising, forming a plurality of stacked innerlayer panels, wherein forming at least one of the innerlayer panels comprises, providing a metallic foil (3), forming a dielectric layer (5) comprising a high dielectric constant material over the metallic foil and including an aperture formed therethrough, forming a first electrode from the metallic foil, the first electrode (3) having a first electrode termination located within the footprint of the first electrode, and forming a second electrode (3) over the dielectric layer, the second electrode (3) having a second electrode termination, wherein the first electrode, the second electrode, and the dielectric form a capacitor, and wherein the second electrode termination is spaced a selected distance from the first electrode termination to reduce separation between terminations the distance equal to the sum of the radii of the apertures of the circuit conductors plus an additional increment, the increment selected to maintain a minimum amount of dielectric between the apertures of the circuit conductors such that a suitable margin of error for registration inherent in screen printing is provided (the spacing as displayed in figure 1, see also col. 2, lines 15-30 and 40-55), forming a first circuit conductor (9), wherein the first circuit conductor extends through at least a portion of the printed wiring board and contacts the first electrode termination, and forming a second circuit conductor (9), wherein the second circuit conductor contacts the second electrode termination and extends through at least a portion of the printed wiring board [claim 11], wherein the first circuit conductor extends through the aperture of the dielectric layer [claim 12] wherein forming the innerlayer panel comprises forming a laminate material (7) over the first and

Art Unit: 2841

second electrodes and over the dielectric [claim 14], wherein forming the first circuit conductor comprise forming a conductive via through the laminate material, and forming the second circuit conductor comprises forming a conductive via through the laminate material (see col. 2, lines 15-20) [claim 15].

In similar fashion, Vu discloses, referring to figure 2, a method of making a printed writing board comprising, forming a plurality of stacked innerlayer panels, wherein forming at least one of the innerlayer panels comprises, providing a metallic foil (13), forming a dielectric layer (17) comprising a high dielectric constant material over the metallic foil and including an aperture formed therethrough, forming a first electrode from the metallic foil, the first electrode having a width (electrode 3 is shown as having a width corresponding to the entire width of the pictured portion, figure 1) and having a first electrode termination located within the footprint of the first electrode, and forming a second electrode (13) over the dielectric layer, the second electrode having a width (electrode 3 is shown as having a width corresponding to the entire width of the pictured portion, figure 1) and having a second electrode termination, wherein the first electrode, the second electrode, and the dielectric form a capacitor, and wherein the second electrode termination is spaced a selected distance from the first electrode termination to reduce separation between terminations, and wherein the termination of the first electrode and the termination of the second electrode are at a distance form each other which is less than the width of either the first electrode or the second electrode (as displayed in figure 2, the width of electrodes 13, spanning the entire pictured portion, is greater than the distance between the two vias 15, which represent the first and second

Art Unit: 2841

electrode terminations) forming a first circuit conductor (15), wherein the first circuit conductor extends through at least a portion of the printed wiring board and contacts the first electrode termination, and forming a second circuit conductor (15), wherein the second circuit conductor contacts the second electrode termination and extends through at least a portion of the printed wiring board [claim 11], wherein forming the innerlayer panel comprises forming a third electrode (13 spaced from the second electrode by a two-layer dielectric and electrically connected to the first electrode, wherein the first electrode, the second electrode, the third electrode and the dielectric layer form the capacitor [claim 16], wherein forming the innerlayer panel comprise, providing a laminate material, and laminating the metallic foil to the laminate material before forming the first electrode (see col. 2, lines 25-45) [claim 17], wherein the first electrode has a first component side that contacts the dielectric, and a second side opposite to the first side, wherein forming the first circuit conductor comprises forming the first circuit conductor to extend from the second side of the first electrode [claim 18], wherein the second electrode termination is within the footprint of the second electrode, and forming the innerlayer panel comprises forming a laminate material over the second side of the first electrode [claim 19], wherein forming a first circuit conductor comprise forming a conductive via through the laminate material, and forming a second circuit conductor comprises forming a conductive via through the laminate material (see col. 2, lines 15-20) [claim 20], wherein forming the innerlayer panel comprise, forming a third electrode spaced from the second electrode by a two-layer dielectric (17, 19) and electrically connected to the first electrode, wherein the first electrode, the second electrode, the

Art Unit: 2841

third electrode and the dielectric from the capacitor [claim 21], wherein forming the innerlayer panel comprises, providing a laminate material and laminating the metallic foil to the laminate material before forming the first electrode (se col. 2, lines 20-45) [claim 22], wherein forming a plurality of stacked innerlayer panels comprises providing a specified number of innerlayer panels, joining the innerlayer panels together, forming a third circuit conductor through at least two of the joined innerlayer panels and incorporating the joined innerlayer panels into the printed wiring board [claim 23].

Claims 1-3 and 11-13 are rejected under 35 U.S.C. 102(b) as being anticipated by US 5,926,377 (Nakao).

Nakao discloses, referring primarily to figure 18, a printed wiring board comprising a first circuit conductor (61) extending through at least a part of the printed wiring board, a second circuit conductor (62) extending through at least a part of the printed wiring board, and a plurality of stacked innerlayer panels, wherein at least one of the innerlayer panels comprises at least one capacitor (see col. 8, lines 40-55), comprising a first electrode (23) having a width (electrode 23 is shown as having a width corresponding to the entire width of the pictured portion, figure 18) formed from a foil and having a first electrode termination (connection point of electrode 23 and via 61, col. 8, lines 40-55) coupled to the first circuit conductor wherein the first electrode termination is within the footprint of the first electrode, at least one dielectric layer comprising a high dielectric constant material (col. 1, lines 40-55) disposed over the first electrode including an aperture formed therethrough, and a second electrode (25)

Art Unit: 2841

having a width (electrode 25 is shown as having a width corresponding to the entire width of the pictured portion, figure 18) formed over the first dielectric layer and having a second electrode termination (connection point of electrode 25 and via 62, col. 8, lines 40-55) coupled to the second circuit conductor, wherein the second electrode termination is spaced a selected distance from the first electrode termination to reduce separation between terminations the distance equal to the sum of the radii of the apertures of the circuit conductors plus an additional increment, the increment selected to maintain a minimum amount of dielectric between the apertures of the circuit conductors such that a suitable margin of error for registration inherent in screen printing is provided (the spacing as displayed in figure 18) [claim 1], wherein the first circuit conductor extends through the dielectric layer [claim 2], wherein the second electrode termination is within the footprint of the second electrode, and the second circuit conductor extends through the aperture of the dielectric layer [claim 3].

Similarly, Nakao discloses, referring primarily to figure 18, a method of making a printed writing board comprising, forming a plurality of stacked innerlayer panels, wherein forming at least one of the innerlayer panels comprises, providing a metallic foil (23), forming a dielectric layer (col. 1, lines 40-55) comprising a high dielectric constant material over the metallic foil and including an aperture formed therethrough, forming a first electrode from the metallic foil, the first electrode having a width (electrode 23 is shown as having a width corresponding to the entire width of the pictured portion, figure 18) and having a first electrode termination located within the footprint of the first electrode, and forming a second electrode (25) over the dielectric layer, the second

Art Unit: 2841

electrode having a second electrode termination, wherein the first electrode, the second electrode, and the dielectric form a capacitor (col. 8, lines 40-55), and wherein the second electrode termination is spaced a selected distance from the first electrode termination to reduce separation between terminations the distance equal to the sum of the radii of the apertures of the circuit conductors plus an additional increment, the increment selected to maintain a minimum amount of dielectric between the apertures of the circuit conductors such that a suitable margin of error for registration inherent in screen printing is provided (the spacing as displayed in figure 18), forming a first circuit conductor (61), wherein the first circuit conductor extends through at least a portion of the printed wiring board and contacts the first electrode termination, and forming a second circuit conductor (62), wherein the second circuit conductor contacts the second electrode termination and extends through at least a portion of the printed wiring board [claim 11], wherein the first circuit conductor extends through the aperture of the dielectric layer [claim 12] wherein the second electrode termination is within the footprint of the second electrode and forming the second circuit conductor comprises forming a conductive via that extends through the dielectric layer [claim 13].

Response to Arguments

Applicant's arguments filed 31 August 2006 have been fully considered but they are not persuasive. Regarding Vu, first Applicant alleges "the Vu electrodes cannot be formed from foil, but from electroless plating of silver, gold, nickel or palladium, etc. The specification (of the instant application) at page 6: 30 to page 7: 10 clarifies that forming from foil means printing a thick film metallic paste". While the Examiner does not

Art Unit: 2841

necessarily agree with Applicant's characterization of the composition of a "foil", Vu specifically states that the electrodes are indeed intended to be formed from screen printed metallic paste (col. 2, lines 15-30), in direct contrast to Applicant's allegation.

Secondly, Applicant alleges, "since Vu concerns LTCC technology, a skilled artisan would understand that LTCC application do not include printed wiring boards". However, this is not well taken as the specific invention of VU is the very definition of a printed wiring board as it is a board (5,7) having wiring (3, 9) formed by printing (col. 2, lines 15-30).

Third, Applicant alleges Vu does not disclose "the distance equal to the sum of the radii of the apertures of the circuit conductors plus an additional increment, the increment selected to maintain a minimum amount of dielectric between the apertures of the circuit conductors such that a suitable margin of error for registration inherent in screen printing is provided". However, this is indeed an inherent feature of Vu spacing is clearly shown by Vu (figures 1, 2) and the spacing must be at least this minimum distance as the opposite situation would result in the circuit conductors overlapping thus causing an undesired short circuit. Thus, in each and every instance of the invention of Vu, the minimum spacing must exist.

Similarly, regarding Nakao, Applicant alleges Nakao does not disclose "the distance equal to the sum of the radii of the apertures of the circuit conductors plus an additional increment, the increment selected to maintain a minimum amount of dielectric between the apertures of the circuit conductors such that a suitable margin of error for registration inherent in screen printing is provided". However, this is indeed an inherent

Art Unit: 2841

feature of Nakao spacing is clearly shown by Nakao (figure 18) and the spacing must be at least this minimum distance as the opposite situation would result in the circuit conductors overlapping thus causing an undesired short circuit. Thus, in each and every instance of the invention of Nakao, the minimum spacing must exist.

Having addressed each of Applicant's arguments the traversal of the rejections on these grounds is deemed unsuccessful.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. US 2003/0101418 A1, granted to Draxler et al., discloses that LTCC is considered a printed wiring board within the art ([0018]).

Application/Control Number: 10/663,551 Page 13

Art Unit: 2841

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jeremy C. Norris whose telephone number is 571-272-1932. The examiner can normally be reached on Monday - Friday, 9:30 am - 5:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Dean Reichard can be reached on 571-272-1984. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

JCSN

DEAN A. HEICHARU SUPERVISORY PATENT EXAMINER (

TECHNOLOGY CENTER 2800